- ECO ----- Engineering Change Order
- OCV ----- On Chip Variation
- DEF ----- Design Exchange Format
- LEFs----- Layer Exchange Format
- PVT------ Process Voltage Temperature
- ASIC-----
- PD -------- Physical Design
- SOC ------ System On Chip
- DFT ------- Design For Test
- PV -------- Physical Verification
- FPGA ---- Field Programmable Gate Array
- PnR ------- Placement and route
- CTS ------- Clock Tree Synthesis
- STA ------- Static Timing Analysis
- DRC ------- Design Rule Check
- MRC ------- Metal Rule Check
- CRPR/CPPR --- Common Path Pessimism Removal
- CPF/UPF ----- Common/Unique power format
- SPEF
- SDC ----- Synopsys Design Constraints
- SDF
- TCD
- ESD
- LVT
- SVT
- HVT
- ULVT
- WLM
Abbreviation
Subscribe to:
Posts (Atom)
No comments:
Post a Comment